

IN THE CLAIMS

Please amend the claims as follows, substituting any amended claim(s) for the corresponding pending claim(s):

- 1 1. (Original) An integrated circuit used in an audio playback device, the integrated circuit
2 comprising:
3 a host interface;
4 a processing module operably coupled to the host interface;
5 a multimedia module operably coupled to the processing module;
6 memory operably coupled to the processing module and to the multimedia module in which
7 digital audio information is stored; and
8 a filter co-processor operably coupled to the processing module and to the memory, wherein at
9 the direction of the processing module the filter co-processor retrieves digital audio information from the
10 memory and filters the digital audio information.
- 1 2. (Original) The integrated circuit of claim 1, wherein the filter co-processor comprises:
2 a plurality of programmable registers operably coupled to the processing module;
3 a Direct Memory Access (DMA) engine operably coupled to the memory and to the plurality of
4 programmable registers;
5 a plurality of coefficient register files operably coupled to the DMA engine;
6 a plurality of sample register files operably coupled to the DMA engine;
7 a Multiply Accumulator (MAC) engine operably coupled to the plurality of programmable
8 registers, the plurality of coefficient register files, and the plurality of register files; and
9 an accumulator operably coupled to the MAC engine and to the DMA engine.
- 1 3. (Original) The integrated circuit of claim 1, wherein when the integrated circuit operates in a
2 playback mode:
3 the filter co-processor, at the direction of the processing module, retrieves the digital audio
4 information from the memory, filters the digital audio information to produce filtered digital audio
5 information and writes the filtered digital audio information to the memory; and
6 the multimedia module receives the filtered digital audio information from memory and converts
7 the filtered digital audio information to a playback format.

- 1 4. (Original) The integrated circuit of claim 3, wherein the filter co-processor performs interpolation
2 filtering on the digital audio information to produce the filtered digital audio information.
- 1 5. (Original) The integrated circuit of claim 3, wherein the filter co-processor performs graphic
2 equalization filtering on the digital audio information to produce the filtered digital audio information.
- 1 6. (Original) The integrated circuit of claim 5, wherein in performing graphic equalization filtering
2 on the digital audio information, the filter co-processor performs one of subtractive graphic equalizer
3 filtering in a cascade mode or additive graphic equalizer filtering in a parallel mode.
- 1 7. (Original) The integrated circuit of claim 1, wherein when the integrated circuit operates in a
2 recording mode:
3 the multimedia module receives incoming audio information, converts the incoming audio
4 information to incoming digital audio information, and writes the incoming digital audio information to
5 memory; and
6 the filter co-processor, at the direction of the processing module, retrieves the incoming digital
7 audio information from the memory, filters the incoming digital audio information to produce filtered
8 incoming digital audio information and writes the filtered incoming digital audio information to the
9 memory.
- 1 8. (Original) The integrated circuit of claim 7, wherein the filter co-processor performs decimation
2 filtering on the incoming digital audio information to produce the filtered incoming digital audio
3 information.
- 1 9. (Original) The integrated circuit of claim 1, further comprising clock control circuitry that varies
2 the frequency of a clock provided to the filter co-processor to thereby adjust the rate at which the filter-
3 co-processor filters the digital audio information.
- 1 10. (Original) The integrated circuit of claim 9, wherein: the clock is also provided to the processing
2 module; and the clock control circuitry also varies the frequency of the clock provided to the processing
3 module.
- 1 11. (Original) The integrated circuit of claim 1, further comprising voltage control circuitry that
2 varies a supply voltage provided to the filter co-processor.

1 12. (Currently Amended) The integrated circuit of claim 11, wherein the voltage control circuitry also
2 provides and varies the supply voltage provided to the ~~filter co-processor~~ processing module.

1 13. (Original) The integrated circuit of claim 1, wherein in a context switch operation, the filter co-
2 processor receives a context switch operation from the processing module, ceases its current filtering
3 operations, and initiates differing filtering operations.

1 14. (Original) The integrated circuit of claim 13, wherein in the context switch operation, the filter
2 co-processor saves a state of the current filtering operations to memory.

1 15. (Original) A method for operating an audio playback device comprising:
2 receiving digital audio information via a host interface;
3 storing the digital audio information in memory;
4 directing, by a processing module, a filter co-processor to perform filtering operations;
5 retrieving, by the filter co-processor, the digital audio information from the memory;
6 filtering, by the filter co-processor, the digital audio information to produce filtered digital audio
7 information; and
8 storing the filtered digital audio information in the memory.

1 16. (Original) The method of claim 15, further comprising operating in a playback mode by:
2 retrieving the filtered digital audio information from the memory; and converting the filtered
3 digital audio information to a playback format.

1 17. The method of claim 16, wherein the filtering, by the filter co-processor, on the digital audio
2 information to produce the filtered digital audio information comprises interpolation filtering.

1 18. (Original) The method of claim 16, wherein the filtering, by the filter co-processor, on the digital
2 audio information to produce the filtered digital audio information comprises graphic equalizer filtering.

1 19. (Original) The method of claim 18, wherein graphic equalizer filtering includes one of subtractive
2 graphic equalizer filtering in a cascade mode or additive graphic equalizer filtering in a parallel mode.

1 20. (Currently Amended) The method of claim 15, further comprising operating in a ~~recording mode~~
2 ~~to~~ recording mode by:

3 receiving incoming audio information;
4 converts the incoming audio information to incoming digital audio information;
5 writing the incoming digital audio information to memory;
6 retrieving, by the filter co-processor, the incoming digital audio information from the memory;
7 filtering, by the filter co-processor, the incoming digital audio information to produce filtered
8 incoming digital audio information; and
9 writing, by the filter co-processor, the filtered incoming digital audio information to the memory.

1 21. (Original) The method of claim 20, wherein filtering, by the filter co-processor, comprises
2 decimation filtering on the incoming digital audio information to produce the filtered incoming digital
3 audio information.

1 22. (Original) The method of claim 15, further comprising varying the frequency of a clock provided
2 to the filter co-processor to thereby adjust the rate at which the filter-co-processor filters the digital audio
3 information.

1 23. (Original) The method of claim 22, further comprising varying a supply voltage provided to the
2 filter co-processor.

1 24. (Original) The method of claim 15, further comprising performing a context switch by ceasing
2 ongoing filtering operations of the filter co-processor and initiating differing filtering operations of the
3 filter co-processor.

1 25. (Currently Amended) The method of ~~claim 25~~ claim 24, further comprising saving a state of the
2 current filtering operations to memory when performing the context switch.

- 1 26. (Original) An integrated circuit used in an audio playback device, the integrated circuit
2 comprising:
- 3 means for receiving digital audio information via a host interface;
- 4 means for storing the digital audio information in memory;
- 5 means for directing, by a processing module, a filter co-processor to perform filtering operations;
- 6 means for retrieving, by the filter co-processor, the digital audio information from the memory;
- 7 means for filtering, by the filter co-processor, the digital audio information to produce filtered
8 digital audio information; and
- 9 means for storing the filtered digital audio information in the memory.